

DS75325 Memory Drivers

General Description


The DS75325 is a monolithic memory driver which features high current outputs as well as internal decoding of logic inputs. This circuit is designed for use with magnetic memories.

The circuit contains two 600 mA sink-switch pairs and two 600 mA source-switch pairs. Inputs A and B determine source selection while the source strobe (S1) allows the selected source turn on. In the same manner, inputs C and D determine sink selection while the sink strobe (S2) allows the selected sink turn on.

Sink-output collectors feature an internal pull-up resistor in parallel with a clamping diode connected to $V_{CC2}.$ This protects the outputs from voltage surges associated with switching inductive loads.

The source stage features Node R which allows extreme flexibility in source current selection by controlling the amount of base drive to each source transistor. This method of setting the base drive brings the power associated with the resistor outside the package thereby allowing the circuit

Connection Diagram



©1995 National Semiconductor Corporation TL/F/9755

to operate at higher source currents for a given junction temperature. If this method of source current setting is not desired, then Nodes R and R_{INT} can be shorted externally, activating an internal resistor connected from V_{CC2} to Node R. This provides adequate base drive for source currents up to 375 mA with V_{CC2} = 15V or 600 mA with V_{CC2} = 24V.

Features

- 600 mA output capability
- 24V output capability
- Dual sink and dual source outputs
- Fast switching times
- Source base drive externally adjustable
- Input clamping diodes
- TTL compatible

Truth Table

Address Inputs				Strobe	Inputs	Outputs				
Source		Sink		Source	Source Sink Source		Source		Sink	
Α	в	С	D	S1	S2	W	Х	Y	Ζ	
L	н	Х	Х	L	Н	ON	OFF	OFF	OFF	
H	L	X	Х	L	н	OFF	ON	OFF	OFF	
X	Х	L	н	н	L	OFF	OFF	ON	OFF	
X	Х	н	L	н	L	OFF	OFF	OFF	ON	
X	Х	X	Х	н	н	OFF	OFF	OFF	OFF	
Н	Н	Н	Н	Х	Х	OFF	OFF	OFF	OFF	

H = High Level, L = Low Level, X = Irrelevant

Note: Not more than one output is to be on at any one time.

RRD-B30M115/Printed in U. S. A.

DS75325 Memory Drivers

June 1992

This datasheet has been downloaded from http://www.digchip.com at this page

Abso	lute N	laximum	Ratings	(Note 1)
------	--------	---------	---------	----------

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V _{CC1} (Note 5)	7V
Supply Voltage V _{CC2} (Note 5)	25V
Input Voltage (Any Address or Strobe Input)	5.5V
Maximum Power Dissipation* at 25°C	
Cavity Package	1509 mW
Molded Package	1476 mW

*Derate Cavity Package 10.1 mW/°C above 25°C; derate molded package

11.8 mW/°C above 25°C.

Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions			Min	Тур	Max	Units
VIH	High Level Input Voltage	(Figures 1 and 2)			2			V
V _{IL}	Low Level Input Voltage	(Figures 3 and 4)					0.8	V
VI	Input Clamp Voltage	$V_{CC1} = 4.5V, V_{CC2} = 24V, I$ $T_A = 25^{\circ}C$ (Figure 5)				-1.3	-1.7	v
	Source Collectors Terminal	V _{CC1} = 4.5V, V _{CC2} = 24V (<i>Figure 1</i>)	Full Range	DS55325			500	μΑ
	"Off" State Current			DS75325			200	μΑ
			$T_A = 25^{\circ}C$	DS55325		3	150	μA
				DS75325		3	200	μΑ
V _{OH}	High Level Sink Output Voltage	$V_{CC1} = 4.5V, V_{CC2} = 24V, I$	I _{OUT} = 0 mA <i>(Figure 2)</i>		19	23		V
V _{SAT} Saturation Voltage Source Outputs	$V_{CC1} = 4.5V, V_{CC2} = 15V,$ Full Range $R_L = 24\Omega,$					0.9	v	
		$I_{\text{SOURCE}} \approx -600 \text{ mA}$	T _A = 25°C	DS55325		0.43	0.7	V
		(Figure 3) (Notes 4 and 6)		DS75325		0.43	0.75	V
V _{SAT} Saturation Voltage Sink Outputs	$\label{eq:V_CC1} \begin{split} V_{CC1} &= 4.5 \text{V}, \text{V}_{CC2} = 15 \text{V}, \\ \text{R}_L &= 24 \Omega, \end{split}$	Full Range				0.9	v	
		$I_{SINK} \approx 600 \text{ mA}$ (Figure 4) (Notes 4 and 6)	T _A = 25°C	DS55325		0.43	0.7	V
				DS75325		0.43	0.75	V
lj –	Input Current at Maximum	$V_{CC1} = 5.5V, V_{CC2} = 24V,$	Address Inputs				1	mA
	Input Voltage	V _I = 5.5V <i>(Figure 5)</i>	Strobe Inputs		n.		2	mA
IIH	High Level Input Current	$V_{\rm CC1} = 5.5V, V_{\rm CC2} = 24V,$	Address Inp	uts		3	40	μA
		$V_{I} = 2.4V$ (Figure 5)	Strobe Input	s		6	80	μA
Ι _{ΙL}	Low Level Input Current	$V_{\rm CC1} = 5.5V, V_{\rm CC2} = 24V,$	Address Inputs			-1	-1.6	mA
		V _I = 0.4V <i>(Figure 5)</i>	Strobe Inputs			-2	-3.2	mA
ICC OFF	I _{CC OFF} Supply Current, All Sources	$V_{\rm CC1} = 5.5V, V_{\rm CC2} = 24V,$, V _{CC1} V _{CC2}			14	22	mA
	and Sinks "Off"	T _A = 25°C <i>(Figure 6)</i>				7.5	20	mA
I _{CC1}	Supply Current from V _{CC1} , Either Sink ''On''	$V_{CC1} = 5.5V, V_{CC2} = 24V, I_{SINK} = 50 \text{ mA}, T_A = 25^{\circ}C \text{ (Figure 7)}$				55	70	mA
I _{CC2}	Supply Current from V _{CC2,} Either Source "On"	$V_{CC1} = 5.5V, V_{CC2} = 24V, I_{SOURCE} = -50 \text{ mA}$ $T_A = 25^{\circ}C (Figure 8)$				32	50	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DS55325 and across the 0° C to $+70^{\circ}$ C range for the DS75325. All typical values are at T_A = 25^{\circ}C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: Voltage values are with respect to network ground terminal.

Note 6: These parameters must be measured using pulse techniques. t_W = 200 $\mu s,$ duty cycle ${\leq}2\%.$

2

-65°C to +150°C

Lead Temperature (Soldering, 10 seconds)

Min

0

Operating Conditions

Storage Temperature Range

Temperature (T_A) DS75325 300°C

Units


°C


Max


+70


Symbol	Parameter	Conditions			Тур	Max	Units
t _{PLH}	Propagation Delay Time,	$V_{CC2}=15V, R_L=24\Omega,$	Source Collectors		25	50	ns
	Low-to-High Level Output	C _L = 25 pF <i>(Figure 9)</i>	Sink Outputs		20	45	ns
	Propagation Delay Time,	$\label{eq:VCC2} \begin{array}{l} V_{CC2} = 15V, R_{L} = 24\Omega, \\ C_{L} = 25 \; pF \textit{(Figure 9)} \end{array}$	Source Collectors		25	50	ns
	High-to-Low Level Output		Sink Outputs		20	45	ns
	Transition Time, Low-to-High Level Output	$C_L = 25 pF$	Source Outputs, $V_{CC2} = 20V$, R _L = 1 k Ω (<i>Figure 10</i>)		55		ns
			Sink Outputs, $V_{CC2} = 15V$, R _L = 24 Ω (<i>Figure 9</i>)		7	15	ns
t _{THL}	Transition Time, High-to-Low Level Output	C _L = 25 pF	Source Outputs, $V_{CC2} = 20V$, $R_L = 1 \ k\Omega$ (Figure 10)		7		ns
			Sink Outputs, $V_{CC2} = 15V$, R _L = 24 Ω (<i>Figure 9</i>)		9	20	ns
ts	Storage Time, Sink Outputs	$V_{CC2} = 15V, R_L = 24\Omega, C_L = 25 \text{ pF}$ (Figure 9)			15	30	ns


DC Test Circuits


























Applications

EXTERNAL RESISTOR CALCULATION

A typical magnetic-memory word drive requirement is shown in *Figure 11*. A source-output transistor of one DS75325 delivers load current (I_L). The sink-output transistor of another DS75325 sinks this current.

The value of the external pull-up resistor (R_{ext}) for a particular memory application may be determined using the following equation:

$$R_{ext} = \frac{16 \left[V_{CC2(Min)} - V_S - 2.2 \right]}{I_L - 1.6 \left[V_{CC2(Min)} - V_S - 2.9 \right]}$$
(1)

where: \textbf{R}_{ext} is in k $\Omega,$

 $V_{CC2(Min)}$ is the lowest expected value of V_{CC2} in volts, V_S is the source output voltage in volts with respect to ground, I_L is in mA.

The power dissipated in resistor ${\rm R}_{\rm ext}$ during the load current pulse duration is calculated using Equation 2.

$$\mathsf{P}_{\mathsf{Rext}} \approx \frac{\mathsf{I}_{\mathsf{L}}}{\mathsf{16}} \left[\mathsf{V}_{\mathsf{CC2}(\mathsf{Min})} - \mathsf{V}_{\mathsf{S}} - 2 \right] \tag{2}$$

where: P_{Rext} is in mW.

After solving for $\rm R_{ext},$ the magnitude of the source collector current (I_{CS}) is determined from Equation 3.

$$I_{\rm CS} \approx 0.94 \, I_{\rm L}$$
 (3)

where: $I_{\mbox{CS}}$ is in mA.

As an example, let $V_{CC2(Min)}=20V$ and $V_L=3V$ while I_L of 500 mA flows. Using Equation 1:


 $R_{ext} = \frac{16(20 - 3 - 2.2)}{500 - 4.2(20 - 2 - 2.2)} = 0.5 \text{ k}\Omega$

$$P_{\text{Rext}} \approx \frac{500}{16} [20 - 3 - 2] \approx 470 \text{ mW}$$


The amount of the memory system current source (I_{CS}) from Equation 3 is:

$$I_{\rm CS} pprox$$
 0.94 (500) $pprox$ 470 mA

In this example the regulated source-output transistor base current through the external pull-up resistor (R_{ext}) and the source gate is approximately 30 mA. This current and I_{CS} comprise I_L.



DS75325 Memory Drivers



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications